Abstract-Digital control of power converters has been an area of considerable research interest in recent times. One of the problems which arises in these systems is that of the limit cycle oscillations that occur due to quantization in the feedback loop. This paper investigates the limit cycle oscillations that occur in the digitally controlled version of the buck converter with a proportional-integral controller. The amplitude and frequency of the oscillations that may occur on two duty cycle levels are investigated and related to the controller gain parameters. The analysis shows that it is not possible to guarantee that limit cycle oscillations on two levels will not occur simply by adjusting the gain parameters, and yields a condition which will prevent oscillations on two levels from occurring.
I. INTRODUCTION
The area of digital control in power electronics has attracted considerable research interest in the last number of years. Digital control has numerous potential advantages over the more traditional analog control. These include low power consumption, lower sensitivity to parameter variations, and the possibility for increased complexity and flexibility of control laws [1] . The buck converter is widely used in a variety of applications in power electronics, for example in portable electronic devices.
The existence and containment of limit cycle oscillations which arise in these systems owing to the quantization effects of the analog-to-digital (A/D) converter and the digital pulsewidth modulator (DPWM) are of interest [2] . These limit cycles are undesirable as they degrade output voltage regulation [3] , alter the output spectrum, cause increased power losses, and their amplitude and frequency are difficult to predict [1] . Previous work [1] , [4] , on digitally controlled power converters has focused on the describing function approach, in which it is assumed that the limit cycles are of a sinusoidal nature. This is not always the case in converters of this nature and does not guarantee that limit cycles will not occur [5] . Using this approach time domain simulations are often required in order to ascertain that limit cycle oscillations will not occur over a range of operating conditions. Other work in this area has used an incremental energy approach [5] , and a statistical method for predicting when limit cycle oscillations occur [6] , which yield expressions for the probability of limit cycles occurring. Ref. [7] analysed a digitally controlled buck converter with an integral controller, and conditions for the prevention of limit cycles in this system were derived. In this paper, we extend this form of analysis to a system with a PI controller. 
II. MODEL OF SYSTEM
The circuit which we will consider is the dc-dc switching power converter shown in Fig. 1 , where the switching converter is the buck circuit from Fig. 2 . The purpose of an ideal buck converter is to convert an input voltage V in to a lower output voltage dV in , d ∈ (0, 1). Switches S 1 and S 2 are switched in a complementary fashion. If switch S 1 is open for a time dT s and closed for a time (1 − d)T s , where d is called the duty cycle and T s is the switching period, then the output voltage of the converter will be given by v ≈ dV in in steady state. From Fig. 1 , we see that the output voltage v is compared to a reference voltage V ref , which is the desired output of the system, generating error voltage v e . This is quantized by the A/D converter, generating a signal v q , which is then passed to the compensator, which generates the duty-cycle command d c , according to a control law. d c is then quantized to a signal d by the DPWM, which opens and closes the switches as previously described. In what follows, we shall assume that all circuit components are ideal, except for the capacitor, the equivalent series resistance (ESR) of which is given by r c , which was not included in [7] , that the error voltage v e is sampled at the frequency f s = 1 Ts at the start of a switching period, and that there is no quantization in the compensator. The buck circuit is described by the equations T , and (1) becomes
(1 − σr c C)
with the constant matrix
It is not hard to derive that after the equation (2) acts for the time dT s with δ = 1 and then the time
where
and the matrix exponential is given by
We shall use the following equations to model the feedback system, assuming a proportional-integral compensator:
The function Q DPWM rounds d c to the closest value of the form jq DPWM , where q DPWM is the quantization step of the DPWM and j is a positive integer, subject to the condition that d ∈ (0, 1), and the function Q A/D rounds the value of v e to the closest value of the form lq A/D , where q A/D is the quantization step of the A/D converter and l is a positive or negative integer. When v q (n) = lq A/D , we say that the voltage v(n) lies in the l-th error bin.
We thus obtain the autonomous three-dimensional discretetime piece-wise linear discontinuous dynamical system given by:
with the quantized quantities d(n) and v q (n) given by (4) and where
We see from (5) 
represents a fixed point of the system. As long as a trajectory remains at a particular duty cycle level d j , we have that
Tq , where we denote
III. LIMIT CYCLES ON TWO DUTY CYCLE LEVELS Limit cycles in the system occur when an oscillation happens over two or more duty cycle levels. As in the case in [7] , these may be single-loop limit cycles, in which a trajectory rotates once around the fixed points in the (v, u)-plane in an almost circular fashion before returning to the point it started at, or multiple-loop limit cycles, in which a trajectory rotates several times around the fixed points in the (v, u)-plane before returning to the point it started at.
However, unlike the case in [7] , the frequency of these limit cycles is not fixed, and depends on the gain coefficients K p and K i , as well as the position of the reference voltage with respect to the fixed points.
A. Possible amplitudes and frequencies of limit cycles
We will consider a single-loop limit cycle rotating around fixed points in the (v, u)-plane. If the trajectory is P iterations long, then the frequency of oscillation will be ω osc = 2π P Ts . While a single-loop limit cycle is obviously constrained to having integer values of P , in a multiple-loop limit cycle the number of iterations it takes to rotate around the fixed points may vary from loop to loop, and thus the average number of iterations may not necessarily be integer. We will therefore consider P real, rather than integer, in what follows. We consider a trajectory as in Fig. 3 starting at the switching point to the right of the zero-error bin, winding first around the left fixed point and then around the right fixed point and we recall that the distance between two adjacent fixed points is approximately [1, δ u ]
Tq . The trajectory takes the form
whereW n are switching points between duty-cycle levels. As
Tq , we have that
Asṽ(p) = e −pσTs (cos(pωT s )ṽ 0 + sin(pωT s )ũ 0 ), we see that the peak voltage of this trajectory will occur when dṽ(p) dp = 0. Solving this equation, we find that So, by specifying a number of iterations P , which determines the frequency of oscillation of a limit cycle, we may find the switching point to the right of the zero-error bin from (10) by varying p 1 . Using (ṽ 0 ,ũ 0 ) from (10) in (11), we find the amplitude of a limit cycle at frequency ω osc as
If V ref is placed such that the fixed points are symmetrical about V ref , then we see that the amplitude of a limit cycle at a certain frequency is at its largest. As V ref moves away from this point, the amplitude of the limit cycle decreases, until a point is reached at which limit cycles are no longer possible. We note that as p 1 increases, the switching point moves closer to the zero-error bin boundary, and the amplitude of the limit cycle decreases. If we assume that the limit cycle remains approximately symmetrical about V ref , then the smallest possible limit cycle for a particular value of P will occur when we have thatṽ 0 =
.
B. Relationship of limit cycles to gain coefficients
If we consider a limit cycle on two duty cycle levels confined to the ±1 and 0-error bins, as shown in Fig.3 , then we seek to find a relation between the amplitude and frequency and the controller gains. If we have N b iterations in the +1 error bin after the right switching point, with N 0 iterations in the zero-error bin, and N c iterations in the −1-error bin before the left switching point, and we consider the excursion of this limit cycle in d c as shown in Fig 4, we see that
which we rearrange to find
We have that N b + N 0 + N c = p 1 , and so we find that
We may approximate N b and N 0 as angles in the (v, u)-plane as follows
Using these relations in (14), we find
So, we see that it is the ratio of
Kp
Ki which is important in determining the amplitude and frequency of the limit cycles seen in the system, rather than the absolute values, provided of course, that the excursion in d c does not overlap to another DPWM quantization bin. We note that as we are continuing the approximation that P and p 1 are real, we are considering real values of N b , N c and N 0 here, whereas in reality these values will all be integer. Therefore rather than having a single value of Kp Ki at which a particular limit cycle is possible, the same limit cycle will be possible over a limited range of values.
However, if the first points once the trajectory leaves the zero-error bin are the points at which switching occurs then the switching in the limit cycle occurs only due to the proportional gain, as shown in Fig. 5 . We have that the distance between the two values of d c just before the duty cycle level changes is K i N 1 q A/D , where N 1 is the number of iterations the trajectory spends on one side of the zero-error bin. Provided that the two values of d c are symmetrical about the quantization boundary, then the value of K i can be made arbitrarily small and it will still be possible for this limit cycle to exist, provided the necessary symmetry exists in the system. Thus, we cannot guarantee that limit cycle oscillations on two duty cycle levels will not occur simply by adjusting the gain coefficients in the system.
We plot in Fig. 6 the predicted amplitude versus frequency range from (10), (11) and (12) and we plot in Fig. 7 the corresponding predicted value of the amplitude versus Kp Ki from (17). In both plots the top black lines are for the maximum output amplitude, which will happen when V ref is close to being halfway between two fixed points, and the bottom black lines are for the smallest amplitude limit cycles possible, which are found by letting the switching pointṽ 0 lie on the edge of the zero-error bin, i.e.ṽ 0 = q A/D 2 +q 2 .We at which these can occur. In general, we see that increasing the value of the ratio Kp Ki leads to a decrease in the amplitude and frequency of the limit cycles which may exist. We note that even with large values of Kp Ki limit cycles may still exist, owing to switching occurring as in Fig. 5 .
In order to prevent a limit cycle on two duty cycle levels from being possible, therefore a sufficient condition is that the largest amplitude limit cycle is confined to being within the zero-error bin, as was found in [7] . The peak-topeak largest amplitude limit cycle is approximately given by in (10) which yields p pk ≈ 0) and thus the condition
must be satisfied in order to prevent limit cycles on two duty cycle levels occurring.
IV. CONCLUSION We have developed an analytical model of a digitally controlled buck converter in order to predict the possible frequency and amplitude of limit cycles on two duty cycle levels which occur in the system. We have also related this frequency and amplitude to the controller gains K p and K i , and shown that it is the ratio of these values which is important in determining whether or not a limit cycle may occur in the system. We have then verified our predictions through simulation. We have also shown that it is not possible to guarantee that limit cycles on two duty cycle levels will not occur by only adjusting the gain coefficients, and we have given a bound in terms of the system parameters which will prevent limit cycles on two duty cycle levels from occurring. acknowledges partial funding by projects TEC2007-67988-C02-01, TEC2010-15765 and RUE CSD2009-00046, from the Spanish Ministry of Science and Innovation.
